Loading source-backed pinouts…
FPGA · Development Board
Lattice CrossLink-NX Evaluation Board
CrossLink-NX LIFCL-40 FPGA board for video bridging, with Pmod, FMC, Pi GPIO, MIPI CSI-2, and PCIe.
- GPIO
- SPI
- I2C
- JTAG
- USB
- CSI
- PCIe
- Processor
- Lattice CrossLink-NX LIFCL-40
- Logic
- 3.3 V Pmod; 1.2-1.8 V MIPI banksTreat as not 5 V tolerant
- Power
- USB-B for programming; separate 12 V jack for PCIe and full-board power
- Format
- ~100 x 80 mm PCB with FMC LPC, Raspberry Pi GPIO, MIPI/D-PHY, and three Pmod headers
Before you wire
5 cautions- The Pmod map applies to the LIFCL-40-9BG400C board documented in FPGA-EB-02028.
- Pmod headers are 3.3 V; the camera, D-PHY, and MIPI banks run at 1.2-1.8 V and are not interchangeable with 3.3 V Pmod accessories.
- On each Pmod, positions 5/11 are GND and 6/12 are 3.3 V per the Digilent standard — only the eight signal positions are device-connected.
- The FMC VADJ rail is jumper-selectable; set it before attaching FMC modules.
- A 12 V supply is required for PCIe and full-power operation; USB-B alone powers only the programming path.
Pin map
Connector
J17, J18, and J19 Pmod expansion headers
Signals grouped by function — schematic layout, not to physical scale
Dense header — open Full view for a roomier, fully-labelled diagram.
Simplified diagram, grouped by function — not to physical scale. Pin data is source-backed; verify against the linked documentation.
Pin
Hover, tap, or arrow to a pad to inspect it.
- Pmod I/O signal names and LIFCL-40 caBGA balls are from FPGA-EB-02028 Table 8.6; each header is a 2x6 Digilent Pmod exposing eight FPGA I/O.
- Per the Digilent Pmod 1.2.0 standard, positions 5/11 are GND and 6/12 are 3.3 V; only the eight signal positions are device-connected.
- These Pmod banks are the board's general-purpose breakout. Camera, D-PHY, and MIPI interfaces run at 1.2-1.8 V and are not interchangeable with 3.3 V Pmod accessories.
- The board needs its 12 V supply for PCIe and full-power operation; USB-B alone powers only the programming path.
All 36 pins (table)
| # | Signal | Role | Net | Also / notes |
|---|---|---|---|---|
| J17 - PMOD0 | ||||
| 1 | GPIO | |||
| 2 | GPIO | |||
| 3 | GPIO | |||
| 4 | GPIO | |||
| 5 | Ground | GND | ||
| 6 | Power | 3V3 | ||
| 7 | GPIO | |||
| 8 | GPIO | |||
| 9 | GPIO | |||
| 10 | GPIO | |||
| 11 | Ground | GND | ||
| 12 | Power | 3V3 | ||
| J18 - PMOD1 | ||||
| 1 | GPIO | |||
| 2 | GPIO | |||
| 3 | GPIO | |||
| 4 | GPIO | |||
| 5 | Ground | GND | ||
| 6 | Power | 3V3 | ||
| 7 | GPIO | |||
| 8 | GPIO | |||
| 9 | GPIO | |||
| 10 | GPIO | |||
| 11 | Ground | GND | ||
| 12 | Power | 3V3 | ||
| J19 - PMOD2 | ||||
| 1 | GPIO | |||
| 2 | GPIO | |||
| 3 | GPIO | |||
| 4 | GPIO | |||
| 5 | Ground | GND | ||
| 6 | Power | 3V3 | ||
| 7 | GPIO | |||
| 8 | GPIO | |||
| 9 | GPIO | |||
| 10 | GPIO | |||
| 11 | Ground | GND | ||
| 12 | Power | 3V3 | ||
Source references
Why it matters
- CrossLink-NX LIFCL-40: 40K logic cells on the 28 nm FD-SOI Nexus platform with instant-on configuration.
- Three independent Digilent Pmod headers (J17/J18/J19), each on a different I/O bank, for GPIO breakout.
- FMC LPC connector and a Raspberry Pi GPIO header for high-density and HAT-style expansion.
- MIPI CSI-2 camera connectors and a D-PHY header for imaging and video-bridging pipelines.
- On-board PCIe x1 Gen2 interface and FTDI-based USB-B JTAG programming.
- Developed with Lattice Radiant; well-suited to sensor-bridging and low-power vision designs.
Similar boards
Adafruit ESP32-S3 Feathersame development board class · 4 shared interfacesAdafruit Feather nRF52840 Expresssame development board class · 4 shared interfacesArduino MKR WAN 1310same development board class · 4 shared interfacesArduino Nicla Sense MEsame development board class · 5 shared interfaces