Loading source-backed pinouts…
Espressif's reference board for the ESP32-C61, a low-cost single-core RISC-V part with Wi-Fi 6 and Bluetooth LE 5. Both 16-pin headers are documented pin-by-pin in the official user guide.
USB at the bottom, component side up, headers on both edges
Simplified technical illustration. Pin data is source-backed; verify against the linked documentation before wiring.
Hover, tap, or focus a pad to inspect a pin. Use arrow keys to move between pins.
| # | Signal | Role | Net | Also / notes |
|---|---|---|---|---|
| 1 | Power | 3V3 | ||
| 2 | System | High enables the chip, low disables it. | ||
| 3 | Debug | JTAG | MTDI · LP_GPIO4, ADC1_CH2, FSPIWP | |
| 4 | Debug | JTAG | MTCK · LP_GPIO5, ADC1_CH3 | |
| 5 | Debug | JTAG | MTDO · LP_GPIO6, FSPICLK | |
| 6 | System | Strapping · FSPID | ||
| 7 | GPIO | XTAL_32K_P, LP_GPIO0 | ||
| 8 | ADC | XTAL_32K_N, LP_GPIO1, ADC1_CH0 | ||
| 9 | System | Strapping · ZCD0, FSPICS0 | ||
| 10 | GPIO | |||
| 11 | Reserved | No connection on modules with integrated SPI PSRAM (the pad is consumed as SPICS1); usable as GPIO14 only on modules without PSRAM. | ||
| 12 | GPIO | LP_GPIO2, FSPIQ | ||
| 13 | Debug | JTAG | MTMS · LP_GPIO3, ADC1_CH1, FSPIHD | |
| 14 | Power | 5V | ||
| 15 | Ground | GND | ||
| 16 | Reserved | No connection. | ||
| 1 | Ground | GND | ||
| 2 | UART | UART | U0TXD | |
| 3 | UART | UART | U0RXD | |
| 4 | GPIO | |||
| 5 | GPIO | SDIO_DATA3 | ||
| 6 | GPIO | SDIO_DATA2 | ||
| 7 | GPIO | SDIO_DATA1 | ||
| 8 | GPIO | SDIO_DATA0 | ||
| 9 | GPIO | SDIO_CLK | ||
| 10 | GPIO | SDIO_CMD | ||
| 11 | System | Strapping · ZCD1 | ||
| 12 | Ground | GND | ||
| 13 | Alt | USB_D+ | ||
| 14 | Alt | USB_D- | ||
| 15 | Ground | GND | ||
| 16 | Reserved | No connection. |
same development board class · same microcontroller platform
same microcontroller platform · 7 shared interfaces
same development board class · same microcontroller platform
same microcontroller platform · 7 shared interfaces