Loading source-backed pinouts…
Board overview
Digilent Cmod A7-35T
Digilent · Cmod A7
Pin search cleared
Filter pins
Showing 60 of 60 pins
Simplified diagram, grouped by function — not to physical scale. Pin data is source-backed; verify against the linked documentation.
Hover, tap, or focus a pad to inspect a pin. Use arrow keys to move between pins.
Mapped source · Cmod-A7-Master.xdc — official pin constraints (Digilent/digilent-xdc, GitHub)Official- This map applies identically to the Cmod A7-15T and Cmod A7-35T — the only difference between the two variants is the FPGA (XC7A15T vs XC7A35T) behind the same pin-out.
- Standard DIP numbering: pin 1 and pin 48 sit at the same end of the module; pin 24 (VU) and pin 25 (GND) are the adjacent pair at the far end, intended as the external-power connection point.
- All 44 GPIO pins are fixed 3.3 V LVCMOS with NO series protection resistors on the DIP header (unlike the Pmod, which has 200-ohm series resistors) — shorts or over-voltage here go straight to the FPGA.
- Pins 15 and 16 are hard-wired through an on-board resistor divider into the FPGA's XADC auxiliary channels (vaux4 and vaux12) and are analog-input-only, not general-purpose digital I/O.
- Pin 24 (VU) is bidirectional: when a USB host is attached, VU is driven to the USB 5 V rail. If you also have an external supply wired to pin 24, disconnect it before plugging in USB or you risk damaging that supply.
- The single Pmod connector (JA) is a separate 12-pin 2x6 header, not part of the 48-pin DIP numbering.
All 60 pins
| # | Signal | Role | Net | Also / notes |
|---|---|---|---|---|
| DIP left row (pins 1-24) | ||||
| 1 | GPIO | M3 | ||
| 2 | GPIO | L3 | ||
| 3 | GPIO | A16 | ||
| 4 | GPIO | K3 | ||
| 5 | GPIO | C15 | ||
| 6 | GPIO | H1 | ||
| 7 | GPIO | A15 | ||
| 8 | GPIO | B15 | ||
| 9 | GPIO | A14 | ||
| 10 | GPIO | J3 | ||
| 11 | GPIO | J1 | ||
| 12 | GPIO | K2 | ||
| 13 | GPIO | L1 | ||
| 14 | GPIO | L2 | ||
| 15 | ADC | G2/G3 · Analog input only (voltage-divided into the XADC), not digital GPIO. | ||
| 16 | ADC | J2/H2 · Analog input only (voltage-divided into the XADC), not digital GPIO. | ||
| 17 | GPIO | M1 | ||
| 18 | GPIO | N3 | ||
| 19 | GPIO | P3 | ||
| 20 | GPIO | M2 | ||
| 21 | GPIO | N1 | ||
| 22 | GPIO | N2 | ||
| 23 | GPIO | P1 | ||
| 24 | Power | VU | Power input (3.32-5.5 V) or, when USB is attached, driven to ~5 V by the USB host. Disconnect any external supply before plugging in USB. | |
| DIP right row (pins 48-25) | ||||
| 48 | GPIO | V8 | ||
| 47 | GPIO | U8 | ||
| 46 | GPIO | W7 | ||
| 45 | GPIO | U7 | ||
| 44 | GPIO | U3 | ||
| 43 | GPIO | W6 | ||
| 42 | GPIO | U2 | ||
| 41 | GPIO | U5 | ||
| 40 | GPIO | W4 | ||
| 39 | GPIO | V5 | ||
| 38 | GPIO | U4 | ||
| 37 | GPIO | V4 | ||
| 36 | GPIO | W5 | ||
| 35 | GPIO | V3 | ||
| 34 | GPIO | W3 | ||
| 33 | GPIO | V2 | ||
| 32 | GPIO | W2 | ||
| 31 | GPIO | U1 | ||
| 30 | GPIO | T2 | ||
| 29 | GPIO | T1 | ||
| 28 | GPIO | R2 | ||
| 27 | GPIO | T3 | ||
| 26 | GPIO | R3 | ||
| 25 | Ground | GND | ||
| Pmod JA | ||||
| 1 | GPIO | G17 | ||
| 2 | GPIO | G19 | ||
| 3 | GPIO | N18 | ||
| 4 | GPIO | L18 | ||
| 5 | Ground | GND | ||
| 6 | Power | VCC(3.3V) | ||
| 7 | GPIO | H17 | ||
| 8 | GPIO | H19 | ||
| 9 | GPIO | J19 | ||
| 10 | GPIO | K18 | ||
| 11 | Ground | GND | ||
| 12 | Power | VCC(3.3V) | ||