Loading source-backed pinouts…
Linux SBC · SBC
Libre Computer Tritium H5
Allwinner H5 board in the Raspberry Pi form factor with a 40-pin header.
- GPIO
- I2C
- SPI
- UART
- PWM
- USB
- Ethernet
- Processor
- Allwinner H5 (4× Cortex-A53)
- Logic
- 3.3 V GPIO
- Power
- 5 V micro-USB or USB-C, GPIO header
- Format
- Raspberry Pi-style credit-card layout
Before you wire
3 cautions- Pins do not match a Raspberry Pi function for function; verify the board schematic before using a Pi HAT.
- GPIO is not stated as 5 V tolerant; keep it at 3.3 V.
- Alternate functions need the matching device-tree overlay.
Pin map
Connector
7J1 40-pin GPIO header
Component side up, 40-pin GPIO header along the top edge
Simplified technical illustration. Pin data is source-backed; verify against the linked documentation before wiring.
Pin
Hover, tap, or arrow to a pad to inspect it.
- Taken row by row from Libre Computer's libretech-wiring-tool gpio.map for this board, and matched on all 40 pins against Libre Computer's schematic-derived GPIO sheet.
- GPIO on this header is 3.3 V.
- Alternate functions need the matching device-tree overlay.
All 40 pins (table)
| # | Signal | Role | Net | Also / notes |
|---|---|---|---|---|
| 1 | Power | 3V3 | ||
| 3 | I2C | I2C | TWI0_SDA | |
| 5 | I2C | I2C | TWI0_SCK | |
| 7 | GPIO | UART2_RTS | ||
| 9 | Ground | GND | ||
| 11 | GPIO | UART2_RX | ||
| 13 | GPIO | UART2_TX | ||
| 15 | GPIO | UART2_CTS | ||
| 17 | Power | 3V3 | ||
| 19 | SPI | SPI0 | SPI0-MOSI / SPI0_MOSI | |
| 21 | SPI | SPI0 | SPI0-MISO / SPI0_MISO | |
| 23 | SPI | SPI0 | SPI0-CLK / SPI0_CLK | |
| 25 | Ground | GND | ||
| 27 | GPIO | TWI1_SDA | ||
| 29 | GPIO | |||
| 31 | GPIO | |||
| 33 | PWM | PWM1 | ||
| 35 | GPIO | |||
| 37 | UART | UART3 | UART3-CTS / SPI1_MISO / UART3_CTS | |
| 39 | Ground | GND | ||
| 2 | Power | 5V | ||
| 4 | Power | 5V | ||
| 6 | Ground | GND | ||
| 8 | UART | UART1 | AP-UART1-TX / UART1_TX | |
| 10 | UART | UART1 | AP-UART1-RX / UART1_RX | |
| 12 | GPIO | |||
| 14 | Ground | GND | ||
| 16 | UART | UART1 | AP-UART1-CTS / UART1_CTS | |
| 18 | UART | UART1 | AP-UART1-RTS / UART1_RTS | |
| 20 | Ground | GND | ||
| 22 | UART | UART3 | UART3-RX / SPI1_CLK / UART3_RX | |
| 24 | SPI | SPI0 | SPI0-CS / SPI0_CS | |
| 26 | GPIO | |||
| 28 | GPIO | TWI1_SCK | ||
| 30 | Ground | GND | ||
| 32 | UART | UART3 | UART3-TX / SPI1_CS / UART3_TX | |
| 34 | Ground | GND | ||
| 36 | UART | UART3 | UART3-RTS / SPI1_MOSI / UART3_RTS | |
| 38 | GPIO | |||
| 40 | GPIO |
Source references
Why it matters
- Header table published as a machine-readable map by the vendor.